The International Workshop on Computational Nanotechnology (IWCN) 2021 May 24-June 6, 2021 (Online)

# Computational Research of CMOS Channel Material Benchmarking for Future Technology Nodes: Missions, Learnings, and Remaining Challenges

Raseong Kim, Uygar E. Avci, and Ian A. Young Components Research Intel Corporation



#### **Overview**

EDL (2015)

plane

<sup>[001]</sup>[010]

plane

<sup>[001]</sup>[010

[100]

- Goal: Review our comprehensive computational research on CMOS channel material benchmarking
  - Projected performance of various novel CMOS channel materials using rigorous physicsbased models
  - Obtained physical insights on the key design considerations for extremely scaled n/pMOS

TED (2019)

contact

(a)

 Remaining research gaps and challenges to provide ultimate theoretical guidance on the material choice in future CMOS

Light transport mass

After 2D confinement for x=<110> FP

Heavy transport mass

After 2D confinement for x=<100>

=[110]

=[100]



--- N<sub>tin</sub>=5×10<sup>19</sup>

SS=83 mV/dec

DIBL=58 mV/V

 $V_{G}(V)$ 

10<sup>-3</sup> 10<sup>-2</sup> 10<sup>-1</sup>

target at 27 °C (µA/µm)

10<sup>-3</sup> 10<sup>-2</sup>

I off target at 27 °C (µA/µm)

10-4

02

 $V_{G}(V)$ 

0.4

Components Research/Raseou

contac

contact

- Model device
- Material-dependent device optimization
  - S/D tip design
  - Crystal orientation
- Carrier transport model
- Performance metrics
- Temperature effects
- Remaining challenges

#### Model device

- Material-dependent device optimization
  - S/D tip design
  - Crystal orientation
- Carrier transport model
- Performance metrics
- Temperature effects
- Remaining challenges

#### **Model Device**

- Double-gate (DG) thin body or gate-allaround (GAA) NW MOSFETs with L<sub>G</sub>=13 nm
  - Various nMOS and pMOS materials
  - Device parameters (e.g. tip doping density (N<sub>tip</sub>)) optimized for each material
  - Assumed high S/D doping density ( $N_{SD}$ ) as in actual devices ( $R_{SD}$  reduction)
  - Also explored crystal orientation effects



nMOS	Si	InAs	InAs In <sub>0.53</sub> Ga <sub>0.47</sub> As		GaAs		Ge	
N <sub>tip</sub> (cm <sup>-3</sup> )	10 <sup>20</sup>	10 <sup>19</sup>	10 <sup>19</sup> 10 <sup>19</sup>		x10 <sup>19</sup>	10 <sup>19</sup> , 2x10 <sup>19</sup> , 5x10 <sup>19</sup>		<sup>9</sup> , 5x10 <sup>19</sup>
N <sub>SD</sub> (cm <sup>-3</sup> )	2x10 <sup>20</sup>	5x10 <sup>19</sup>	5x10 <sup>19</sup>	5x10 <sup>19</sup>		10 <sup>20</sup>		
		$\hat{\mathbf{C}}$						
	Si		Co		v		V	7
pMOS	Si		Ge		X		У	Z
pMOS N <sub>tip</sub> (cm <sup>-3</sup> )	Si 10 <sup>20</sup>	10 <sup>19</sup> , 2x	Ge 10 <sup>19</sup> , 5x10 <sup>19</sup>		<b>x</b> [110	)]	<b>y</b> [110]	<b>z</b> [001]

- Model device
- Material-dependent device optimization
  - S/D tip design
  - Crystal orientation
- Carrier transport model
- Performance metrics
- Temperature effects
- Remaining challenges

# **Optimizing S/D Tip Design**

- Materials with small E<sub>g</sub> and m<sup>\*</sup> (such as III-V nMOS): Trade-off between source exhaustion and tunneling leakage
  - Trade-off between ON-state vs. OFF-state performance
    - ON-state: High  $N_{tip}$  helps (less source exhaustion)
    - OFF-state: Low N<sub>tip</sub> helps (less tunneling leakage)
    - Note: Similar trade-off achieved using gate underlap ( $X_{UD}$ )
  - For the given performance target (I<sub>OFF</sub>, V<sub>DD</sub>), there exists an optimum N<sub>tip</sub> (or X<sub>UD</sub>) that maximizes I<sub>ON</sub>.



X	У	Z	
[110]	[110]	[001]	"<110> NW"
[100]	[010]	[001]	"<100> NW"

R. Kim, U. E. Avci, and I. A. Young,

IEEE JEDS 3, 37-43 (2015)



### **Tip Doping Effects and Material Dependence**

0.4 • Physics of SS vs. N<sub>tip</sub> SS<sub>actual</sub>, <100> InAs nMOS Electrostatics:  $SS_{TOB} = \ln(10) \times \frac{k_B T}{q} \times \left(\frac{d\psi_{TOB}}{d(qV_G)}\right)$ OEFS 10 o<sub>actual</sub>, <110>, (eV) nAs <100 **-** SS<sub>TOB</sub>, <100>  $N_{tin} = 2 \times 10^{19}$ ш -0.4 5 **Ē**FD Monotonic increase with N<sub>tip</sub>: (mV/dec) -<mark>--</mark>-SS<sub>TOB</sub>, <110> 80 "Classical" short channel effect (SCE) -0.8 0.4 Si <100> - Rapid increase of  $SS_{actual}$  with  $N_{tip}$ : SS Si <110 70 10 0-----Direct S-D tunneling eV) E<sub>FS</sub> nAs <100 ш -0.4 =6x10<sup>°</sup>  $\mathsf{E}_{\mathsf{FD}}$ **Band parameters** (E<sub>a</sub> and m<sup>\*</sup>) depend on the material and crystal orientation. -0.8 6 8 10 2 20 30 10  $N_{tip}$  (10<sup>19</sup> cm<sup>-3</sup>) [nA/eV] x (nm) The **S/D tip optimization** also depends 0.4 100r on the material and crystal orientation. •SS<sub>actual</sub>, <100> GaAs nMOS 90 -9-SS<sub>actual</sub>, <110> (eV) Extracted band parameters of nanowires and bulk reference [13]. TABLE 1. E<sub>c</sub> GaAs <100> **\_**SS<sub>TOB</sub>, <100> 64 ш -0.4  $=2 \times 10^{19}$ NW type  $E_{\sigma}$  $m^*$  (lowest band)<sup>a</sup>  $m^*_{\text{bulk}}$  $E_{g,\text{bulk}}$ (mV/dec) -⊡-SS<sub>TOB</sub>, <110> InAs <100> 0.871 eV  $0.0592m_0$ 80 0.354 eV  $0.023m_0$ ♦ Si <100 -0.8 InAs <110> 0.853 eV  $0.0525m_0$ 0.4 62 ◊ Si < 110 GaAs <100> 1.788 eV  $0.0967m_0$ SS 1.424 eV  $0.063m_0$ 70 GaAs <110> 1.791 eV  $0.0859m_0$ 0 ----eV) EFS Si <100> 1.319 eV  $0.239m_0$ Ec GaAs <100> 1.12 eV  $0.19m_0$ Si <110> 1.272 eV  $0.192m_0$ ш -0.4 60  $N_{tip} = 6 \times 10^{19}$ E<sub>FD</sub> R. Kim, U. E. Avci, and I. A. Young, IEEE JEDS 3, 37-43 (2015) 2 8 10 -0.8 10 30 20 intel  $(10^{19} \text{ cm}^{-3})$ Components N<sub>tip</sub> [nA/eV x (nm)

- Model device
- Material-dependent device optimization
  - S/D tip design
  - Crystal orientation
- Carrier transport model
- Performance metrics
- Temperature effects
- Remaining challenges

# **Optimizing Crystal Orientations**

- Materials with multiple valleys (Γ, X, L): Band structure of quantum confined structures (e.g. NWs) may significantly depend on the crystal orientation
  - Example: Γ and L-valleys of Ge NW nMOS
  - Crystal orientation should be carefully chosen to optimize the band structure (e.g. DOS and injection velocity).



X	У	Z	
[110]	[110]	[001]	"<110> NW"
[100]	[010]	[001]	"<100> NW"



# Band Structures of NW nMOS

- E-k, density-of-states (DOS), injection velocity (v<sub>inj</sub>)
- InAs (Γ-valley only)
  - Weak orientation dependence
  - Light m\* with g<sub>v</sub>=1: v<sub>inj</sub> is high, but
     DOS is low ("DOS bottleneck")
- Ge <110> NW gives optimum band structures
  - DOS improves (higher g<sub>v</sub>) while v<sub>inj</sub> remains high (light transport m<sup>\*</sup>)
- Ge <100> NW gives even higher DOS, but v<sub>inj</sub> degrades significantly (heavy transport m\*).



## **I-V Simulation Results**

- Atomistic self-consistent ballistic quantum transport simulation
  - $sp^3d^5s^*$  tight-binding model
  - Non-equilibrium Green's function (NEGF) method
  - S/D tip optimized for each material
- InAs gives ballistic currents lower than in Si ("DOS bottleneck")
- Ge <110> NW gives high ballistic
   current due to optimum band structure (improved DOS with still high v<sub>inj</sub>)
- Ge <100> NW gives ballistic current that are comparable to or lower than in Si (v<sub>inj</sub> degradation).



- Model device
- Material-dependent device optimization
  - S/D tip design
  - Crystal orientation
- Carrier transport model
- Performance metrics
- Temperature effects
- Remaining challenges



## Carrier Transport Model: Ballistic vs. Scattering

- **Ballistic** transport model: Frequently used to estimate the **upper limit** of current drivability
- For the L<sub>G</sub> of our interest (~13 nm), carrier scattering effect can be still significant.
- Challenge: For the scaled device, it is critical to consider quantum transport effects (e.g. tunneling) while it gives a **very high numerical cost** to include carrier scattering within the quantum simulation framework.
- **Our approach**: To capture both effects of quantum transport and carrier scattering, we use "ballistic ratio" as a <u>correction factor</u> to include scattering effects.
- Ballistic ratio (BR)  $\equiv$  I<sub>scatt</sub> / I<sub>ball</sub>
  - BR = 1: Ballistic limit

intel

- BR < 1: Current reduction due to scattering
- I<sub>scatt</sub> and I<sub>ball</sub> are calculated by turning ON and OFF carrier scattering in Monte Carlo (MC) simulation

 $BR(V_G, V_D) = I_{scatt,MC}(V_G, V_D) / I_{ball,MC}(V_G, V_D)$ 



**Components Research/Raseong Kim** 

IEEE JEDS 8, 505-523 (2020)

### Carrier Transport Model: Ballistic vs. Scattering



- Model device
- Material-dependent device optimization
  - S/D tip design
  - Crystal orientation
- Carrier transport model
- Performance metrics
- Temperature effects
- Remaining challenges



#### **CMOS Performance Metrics**

 In addition to transistor I-V's, CMOS circuit performance metrics such as effective drive current (I<sub>eff</sub>), capacitance, switching energy (CV<sup>2</sup>), and switching delay (CV/I) are also important.

$$I_{eff} = (I_{H} + I_{L})/2 \qquad I_{H} = I_{D} (V_{G} = V_{DD}, V_{D} = V_{DD}/2)$$
$$I_{L} = I_{D} (V_{G} = V_{DD}/2, V_{D} = V_{DD})$$
$$1/I_{eff,n+p} = 1/I_{eff,n} + 1/I_{eff,p}$$

$$\begin{split} C_{e\!f\!f} = & \frac{Q_G \left(V_G = V_{DD}, V_D = 0\right) - Q_G \left(V_G = 0, V_D = V_{DD}\right)}{V_{DD}} & \text{"Miller effect"} \\ CV^2 = & C_{load} V_{DD}^2 \end{split}$$

 $CV/I = C_{load}V_{DD}/I_{eff,n+p}$ 

- Device parasitics: S/D resistance (R<sub>SD</sub>), Parasitic capacitance (C<sub>par</sub>)
- Loading scenarios: "gate", "wire", or mixed loading (e.g. 50:50, 70:30)

#### **CMOS combinations**

#### (homogeneous and heterogeneous\*)

	nMOS	pMOS
Si CMOS	Si	Si
III-V	In <sub>0.53</sub> Ga <sub>0.47</sub> As	Si
hybrid CMOS	In <sub>0.53</sub> Ga <sub>0.47</sub> As	Ge
Ge hybrid CMOS	Si	Ge
	Ge (Iow N <sub>tip</sub> )	Ge (Iow N <sub>tip</sub> )
Gercivios	Ge (high N <sub>tip</sub> )	Ge (high N <sub>tip</sub> )

\*A partial list – a comprehensive list of CMOS combinations discussed in our reference

2.	Kim,	U.	Ε.	Avci,	and	I. A.	Young,	IEEE TED <b>62</b> , 713-721 (2015)
2.	Kim,	U.	Ε.	Avci,	and	Ι. Α.	Young,	IEDM Tech. Dig., 34.1.1, Dec. 2015
2.	Kim,	U.	Ε.	Avci,	and	Ι. Α.	Young,	IEEE JEDS <b>8</b> , 505-523 (2020)

# Energy vs. Delay

- Gate capacitance loading
- Material-dependent tradeoffs
  - Ge CMOS (low N<sub>tip</sub>) gives the largest energy reduction for large delay (low freq) operation.
  - For small delay (high freq), III-V hybrid CMOS (In<sub>0.53</sub>Ga<sub>0.47</sub>As-Ge) gives the best performance.
- Trade-off also depends on the loading scenario



inte



R. Kim, U. E. Avci, and I. A. Young,

- Model device
- Material-dependent device optimization
  - S/D tip design
  - Crystal orientation
- Carrier transport model
- Performance metrics
- Temperature effects
- Remaining challenges



#### **Temperature Effects**

- Most of previous benchmarking studies in literatures assume room temperature (RT, 300 K, 27 °C)
- Actual operating T's of circuits: Much higher than RT
  - May have significant implications for CMOS benchmarking, especially for novel channel materials
- T-dependence of thermionic and tunneling leakages
  - Thermionic leakage (I<sub>thermal</sub>): Very strong T-dependence —
  - S-D (I<sub>SDT</sub>) and band-to-band tunneling (I<sub>BTBT</sub>): Weak Tdependence

Application	Temperature
Mobile <sup>a</sup>	~60 °C
CPU <sup>b</sup>	100~120 °C
Automotive <sup>c</sup>	up to ~175 °C

a. G. Singla et al., Proc. Design, Autom. Test Eur. Conf. Exhib., Mar. 2015, pp. 960-965.

b. J.-L. Tsai et al., Proc. IEEE, vol. 94, pp. 1502-1518, 2006 c. D. Cherniak et el., Proc. IEEE RFIC, Jun. 2017, pp. 57-60

R. Kim, U. E. Avci, and I. A. Young,



Components Research/Raseong Kim

### **Temperature Effects**

- $I_{OFF,actual}$ :  $I_D$  at  $V_G = 0$  V,  $V_D = V_{DD}$
- Si nMOS
  - I<sub>OFF,actual</sub> increases monotonically with V<sub>DD</sub> (classical SCE)
  - I<sub>OFF,actual</sub> increases significantly with T (I<sub>thermal</sub>)

#### • Ge nMOS

- I<sub>OFF,actual</sub> first increases monotonically at low V<sub>DD</sub>'s (classical SCE) but rapidly increases at high V<sub>DD</sub>'s (I<sub>втвт</sub>)
- I<sub>OFF,actual</sub> shows similar T-dependence as in Si at low
   V<sub>DD</sub>'s (I<sub>thermal</sub>) while the T-dependence becomes weaker at high V<sub>DD</sub>'s (I<sub>BTBT</sub>)





## **Temperature Effects**

- A new metric: Maximum V<sub>DD</sub> (V<sub>DD,max</sub>)
  - Maximum V<sub>DD</sub> where I<sub>OFF,actual</sub> of a device meets the I<sub>OFF,actual</sub> of the Si reference
  - Due to the different T-dependence of tunneling leakage,
     V<sub>DD,max</sub> of materials with light m<sup>\*</sup> and small E<sub>g</sub> (e.g. InGaAs and Ge) increases at higher T.
- Confirmed by experimental data (SiGe and Ge pMOS)
  - T-dependence of I<sub>OFF,actual</sub>







- Model device
- Material-dependent device optimization
  - S/D tip design
  - Crystal orientation
- Carrier transport model
- Performance metrics
- Temperature effects
- Remaining challenges

#### **Remaining Challenges**

- While we have achieved significant benchmarking results for novel CMOS channel materials, there are still research gaps to be filled.
- We used a "hybrid" approach by combining <u>two different simulation tools</u> (quantum ballistic + MC) to capture both effects of quantum transport and carrier scattering in a <u>numerically manageable way</u>.
  - A more unified approach may be developed to accurately include carrier scattering and quantum transport effects within a single, self-consistent simulation tool that is still numerically tractable.
- 2) While we considered some circuit aspects in our benchmarking (I<sub>eff</sub>, CV<sup>2</sup>, CV/I, operating T's), more in-depth simulation may be done to analyze the material impact on the layout, fabrication, and system-level performance ("design-technology co-optimization") to better help the material choice in future CMOS.
  - Novel CMOS channel materials (e.g. III-V's and Ge) may promise performance boost for <u>individual transistors</u>, but they may also give **integration challenges** to Sibased technology.



# Thank you for your attention!

