

Digital Systems Design Automation Unit 1: Course Introduction and Overview Lecture 1.6: A Quick Tour of Logic Level Design Automation



Anand Raghunathan

raghunathan@purdue.edu

© Anand Raghunathan

Outline

- 1.1 Moore's Law
- 1.2 Design Complexity and need for EDA
- 1.3 Course Overview
- 1.4 Taxonomy of integrated circuits
- 1.5 Levels of abstraction in IC design
- 1.6 A quick tour of logic level design automation











- Two-level combinational circuit synthesis
- Input: Set of Boolean equations
- **Output**: Minimal two-level implementation
- Used for Programmable Logic Array (PLA) implementations
- Two-level implementations are not very scalable, but synthesis techniques are useful in multi-level context as well ______ Product terms



- Multi-level combinational circuit synthesis
- **Input**: Set of Boolean equations OR un-optimized Boolean network elaborated from HDL
- **Output**: Optimized multi-level implementation (network of gates)



- Technology Mapping
- **Input**: Technology-independent implementation, Cell library
- **Output**: Implementation mapped to cells in library



- Sequential Logic Optimization: FSM Synthesis
- **Input**: Finite State Machine specification
- **Output**: Optimized implementation (circuit consisting of logic gates and storage elements)



- Sequential Logic Optimization: Retiming
- Input: Structural implementation consisting of gates and FFs
- **Output**: Optimized implementation with improved area / speed / power.





- Verification: Equivalence Checking
- **Input**: Specification (RTL, Boolean equations), Optimized implementation (netlist)
- **Output**: Proof that specification == implementation OR counterexample demonstrating otherwise



- Verification: Property Checking
- **Input**: Specification or implementation, properties that must hold (*e.g.*, assertions)
- **Output**: Proof that property holds OR counterexample demonstrating otherwise



- Verification: Equivalence Checking
- **Input**: Specification (RTL, Boolean equations), Optimized implementation (netlist)
- **Output**: Proof that specification == implementation OR counterexample demonstrating otherwise



13

- Verification: Property Checking
- **Input**: Specification or implementation, properties that must hold (*e.g.*, assertions)
- **Output**: Proof that property holds OR counterexample demonstrating otherwise



A Closer Look at the Logic Design Flow



- Timing Analysis
- Input: Gate-level implementation of a circuit
- **Output**: What is the highest clock frequency (lowest clock period) at which the circuit can operate?
- Simple approach: Find longest combinational path in circuit
- Better (more accurate): Disregard false paths



16

- Power Analysis
- **Input**: Gate-level implementation of a circuit
- **Output**: What is the power consumption?
- Different variants: Average vs. peak power, input vectors (workload) given vs. statistical characteristics, dynamic vs. static



Other Topics in EDA

- Manufacturing test (Automatic test pattern generation, Design-for-testability)
- Coupling logic synthesis and physical design
- Analysis & reduction of noise (signal integrity)
- Addressing manufacturing variations (*e.g.*, Statistical timing analysis)
- Bridging the gap between semi-custom and custom design (*e.g.*, custom cell libraries)

Reading for Unit 1

- Review Boolean algebra (your favorite book)
 - Digital Design: Principles & Practices, 4th Ed., John F. Wakerly, Prentice Hall, 2005
 - Purdue ECE270 course material
 - Module 2: Boolean Algebra and Combinational Logic Circuits
- De Micheli Ch 1 (Introduction)

OR

• Hachtel & Somenzi - Ch. 1 (Introduction)