Support Options

Submit a Support Ticket


Illinois ECE 498AL: Programming Massively Parallel Processors, Lecture 6: CUDA Memories - Part 2

By Wen-Mei W Hwu

University of Illinois at Urbana-Champaign

Published on


CUDA Memories Part2


  • Tiled Multiply
  • Breaking Md and Nd into Tiles
  • Tiled Matrix Multiplication Kernel
  • CUDA Code - Kernel Execution Configuration
  • First Order Size considerations in G80
  • G80 Shared Memory and Threading
  • Tiling Size Effects
  • Typical Structure of a CUDA Program


These lecture were breezed by Carl Pearson and Daniel Borup and then reviewed, edited ,and Uploaded by Omar Sobh.

Sponsored by


Tags, a resource for nanoscience and nanotechnology, is supported by the National Science Foundation and other funding agencies. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation.