Find information on common issues.
Ask questions and find answers from other users.
Suggest a new site feature or improvement.
Check on status of your tickets.
Progress in technology has brought microelectronics to the nanoscale, but nanoelectronics is not yet a well-defined engineering discipline with a coherent, experimentally verified, theoretical framework. The NCN has a vision for a new, 'bottom-up' approach to electronics, which involves: understanding electronic conduction at the atomistic level; formulating new simulation techniques; developing a new generation of software tools; and bringing this new understanding and perspective into the classroom. We address problems in atomistic phenomena, quantum transport, percolative transport in inhomogeneous media, reliability, and the connection of nanoelectronics to new problems such as biology, medicine, and energy. We work closely with experimentalists to understand nanoscale phenomena and to explore new device concepts. In the course of this work, we produce open source software tools and educational resources that we share with the community through the nanoHUB.
This page is a starting point for nanoHUB users interested in nanoelectronics. It lists key resources developed by the NCN Nanoelectronics team. The nanoHUB contains many more resources for nanoelectronics, and they can be located with the nanoHUB search function. To find all nanoelectronics resources, search for 'nanoelectronics.' To find those contributed by the NCN nanoelectronics team, search for 'NCNnanoelectronics.'
More information on Nanoelectronics can be found here.
ECE 612 Lecture 32: Heterojunction Diodes
out of 5 stars
08 Dec 2006 | | Contributor(s):: Mark Lundstrom
ECE 612 Lecture 31: Heterostructure Fundamentals
CdTe/CdS-BASED PHOTODIODE ARRAYS VIA SELECTIVE-AREA, CLOSE-SPACED SUBLIMATION
07 Dec 2006 | | Contributor(s):: Arev Gabriel Escobedo
In this talk, the deposition of dense arrays of CdTe/CdS photodiodes, via close-spaced sublimation, is presented for the first time. The previously reported ordered polycrystalline method was used to fabricate the photodiode arrays with the feature size ranging from 1 to 2 micrometers on a pitch...
ECE 612 Lecture 29: SOI Electrostatics
04 Dec 2006 | | Contributor(s):: Mark Lundstrom
Design in the Nanometer Regime: Process Variation
28 Nov 2006 | | Contributor(s):: Kaushik Roy
Scaling of technology over the last few decades has produced an exponential growth in computing power of integrated circuits and an unprecedented number of transistors integrated into a single. However, scaling is facing several problems — severe short channel effects, exponential increase in...
Design of CMOS Circuits in the Nanometer Regime: Leakage Tolerance
The scaling of technology has produced exponential growth in transistor development and computing power in the last few decades, but scaling still presents several challenges. These two lectures will cover device aware CMOS design to address power, reliability, and process variations in scaled...
ECE 612 Lecture 25: CMOS Circuits, Part I I
06 Nov 2006 | | Contributor(s):: Mark Lundstrom
ECE 612 Lecture 23: CMOS Process Flow
ECE 612 Lecture 24: CMOS Circuits, Part I
05 Nov 2006 | | Contributor(s):: Mark Lundstrom
ECE 612 Lecture 21: Gate resistance and Interconnects
02 Nov 2006 | | Contributor(s):: Mark Lundstrom
Why is Nanotechnology Multidisciplinary? A perspective of one EE
19 Oct 2006 | | Contributor(s):: Gerhard Klimeck
The field of nano science and nano-technology covers broad areas of expertise. Classical fields of Physics, Chemistry, Material Science, Electrical/Mechanical/Chemical Engineering all are involved in the "new" field. Nano research and development is therefore multidisciplinary. This presentation...
ECE 612 Lecture 20: MOSFET Leakage
18 Oct 2006 | | Contributor(s):: Mark Lundstrom
28 Aug 2006 | | Contributor(s):: Mark Lundstrom
Semiconductor device technology has transformed our world with supercomputers, personal computers, cell phones, ipods, and much more that we now take for granted. Moore's Law, posited by Intel co-founder Gordon Moore in 1965, states that the number of transistors (the basic building blocks of...
A Primer on Quantum Computing
18 Oct 2006 | | Contributor(s):: David D. Nolte
Quantum computers would represent an exponential increase in computing power...if they can be built. This tutorial describes the theoretical background to quantum computing, its potential for several specific applications, and the demanding challenges facing practical implementation. The field...
ECE 612 Lecture 19: Series Resistance
17 Oct 2006 | | Contributor(s):: Mark Lundstrom
ECE 612 Lecture 18: VT Engineering
ECE 612 Lecture 17: Device Scaling
The Limits of CMOS Scaling from a Power-Constrained Technology Optimization Perspective
17 Oct 2006 | | Contributor(s)::
As CMOS scaling progresses, it is becoming very clear that power dissipation plays a dominant role in limiting how far scaling can go. This talk will briefly describe the various physical effects that arise at the limits of scaling, and will then turn to an analysis of scaling in the presence of...
ECE 612 Lecture 13: Threshold Voltage and MOSFET Capacitances
02 Oct 2006 | | Contributor(s):: Mark Lundstrom
ECE 612 Lecture 16: 2D Electrostatics, Part II