Find information on common issues.
Ask questions and find answers from other users.
Suggest a new site feature or improvement.
Check on status of your tickets.
9nm GaSb-InAs TFET Models with Doped Source Underlap for Circuit Simulations
03 Dec 2014 | Downloads | Contributor(s): Ankit Sharma, Arun Goud Akkala, Kaushik Roy
7nm Si FinFET Models with Symmetric and Asymmetric Underlap for Circuit Simulations
23 Aug 2013 | Downloads | Contributor(s): Arun Goud Akkala, Sumeet Kumar Gupta, Sri Harsha Choday, Kaushik Roy