Find information on common issues.
Ask questions and find answers from other users.
Suggest a new site feature or improvement.
Check on status of your tickets.
The metal–oxide–semiconductor field-effect transistor is a device used for amplifying or switching electronic signals. In MOSFETs, a voltage on the oxide-insulated gate electrode can induce a conducting channel between the two other contacts called source and drain. The channel can be of n-typeor p-type, and is accordingly called an nMOSFET or a pMOSFET (also commonly nMOS, pMOS). It is by far the most common transistor in both digital and analog circuits, though the bipolar junction transistor was at one time much more common. More information on MOSFET can be found here.
Semiconductor & graphene mixtures, printable, for FETs, VFETS?
Closed | Responses: 1
We tried synthesizing diketopyrroles, and we could not make them.
We have fiddled with P3HT, and we are concerned about its long term compatibility with our ionic liquid...
nMOSFET RF and noise model on standard 45nm SOI technology
01 Jan 2017 | Compact Models | Contributor(s):
By Yanfei Shen1, Saeed Mohammadi1
A compact scalable model suitable for predicting high frequency noise and nonlinear behavior of N-type Metal Oxide Semiconductor (NMOS) transistors is presented.
MATLAB: Negative Capacitance (NC) FET Model
05 Dec 2015 | | Contributor(s):: Muhammad Abdul Wahab, Muhammad A. Alam
MATLAB model that calculates the Q-V, C-V, and I-V characteristics of the conventional MOSFET and NC-FET.
A Tutorial Introduction to Negative-Capacitor Landau Transistors: Perspectives on the Road Ahead
04 Dec 2015 | | Contributor(s):: Muhammad A. Alam
In this talk, I use a simple graphical approach to demystify the device and explain why the experimental results are easy to misinterpret. Since the NC-FET is just a special case of a much broader class of phase-change devices and systems (e.g., transistors, memories, MEMS, logic-in-memory...
Green Light on Germanium
02 Nov 2015 | | Contributor(s):: peide ye
This talk will review recent progress as well as challenges on Ge research for future logic applications with emphasis on the breakthrough work at Purdue University on Ge nFET which leads to the demonstration of the world first Ge CMOS circuits on Si substrates. Ge device technology includes...
how to simulate insulator in a GNRFET with matlab?
Closed | Responses: 0
I want to apply gate voltage on a graphene nanoribbon as a channel in a GNRFET. then I want to solve poisson equation but I need to know the voltage on channel as the boundary...
Ivan C R nascimento
Convergence problem, take smaller steps
I receive this error when running the MOSFET tool. Any one can suggest a solution
Models for SETs in PSpice
Hello. I am trying to simulate hybrid circuits (cMOS SET transistors) and I can't find models for SET, anywhere... I only want a SET that can simulate properly along with regular...
04 Oct 2013 | | Contributor(s):: Chen Shang, Sankarsh Ramadas, Tanya Faltens, derrick kearney, Krishna Madhavan
Displays drain current as a function of source-drain voltage for different values of gate voltage, gate dimensions, substrate material, and oxide material in an n-type MOSFET.
Tunnel FETs - Device Physics and Realizations
27 Jun 2013 | | Contributor(s):: Joachim Knoch
Here, the operating principles of TFETs will be discussed in detail and experimental realizations as well as simulation results will be presented. In particular, the role of the injecting source contact will be elaborated on.
Device Physics Studies of III-V and Silicon MOSFETS for Digital Logic
25 Jun 2013 | | Contributor(s):: Himadri Pal
III-V's are currently gaining a lot of attraction as possible MOSFET channel materials due to their high intrinsic mobility. Several challenges, however, need to be overcome before III-V's can replace silicon (Si) in extremely scaled devices. The effect of low density-of-states of III-V...
III-V Nanoscale MOSFETS: Physics, Modeling, and Design
25 Jun 2013 | | Contributor(s):: Yang Liu
As predicted by the International Roadmap for Semiconductors (ITRS), power consumption has been the bottleneck for future silicon CMOS technology scaling. To circumvent this limit, researchers are investigating alternative structures and materials, among which III-V compound semiconductor-based...
Computational and Experimental Study of Transport in Advanced Silicon Devices
27 Jun 2013 | | Contributor(s):: Farzin Assad
In this thesis, we study electron transport in advanced silicon devices by focusing on the two most important classes of devices: the bipolar junction transistor (BJT) and the MOSFET. In regards to the BJT, we will compare and assess the solutions of a physically detailed microscopic model to...
Exploring New Channel Materials for Nanoscale CMOS
27 Jun 2013 | | Contributor(s):: Anisur Rahman
The improved transport properties of new channel materials, such as Ge and III-V semiconductors, along with new device designs, such as dual gate, tri gate or FinFETs, are expected to enhance the performance of nanoscale CMOS devices. Novel process techniques, such as ALD, high-# dielectrics,...
Nanoscale MOSFETS: Physics, Simulation and Design
27 Jun 2013 | | Contributor(s):: Zhibin Ren
This thesis discusses device physics, modeling and design issues of nanoscale transistors at the quantum level. The principle topics addressed in this report are 1) an implementation of appropriate physics and methodology in device modeling, 2)development of a new TCAD (technology computer aided...
Two-Dimensional Scattering Matrix Simulations of Si MOSFET'S
27 Jun 2013 | | Contributor(s):: Carl R. Huster
For many years now, solid state device simulators have been based on the drift-diffusion equations. As transistor sizes have been reduced, there has been considerable concern about the predictive capability of these simulators. This concern has lead to the development of a number of simulation...
Mohamed Tarek Ghoneim