Cadence digital device simulation

By Steven Clark; Alejandro Strachan

Digital device simulation using Cadence EDA

Launch Tool

You must login before you can run this tool.

Version 1.2 - published on 03 Jul 2024

doi:10.21981/H0QE-JG17 cite this

This tool is closed source.

View All Supporting Documents

• About
• Usage
• Citations
• Questions
• Reviews
• Wishlist
• Versions

Usage

World usage

Location of all "Cadence digital device simulation" Users Since Its Posting

• Monthly
• Yearly
• Cumulative

Cumulative Simulation Users

11

7 9 10 10 10 10 11

Simulation Runs

141 Sep 2024

50 90 97 115 121 140 141

Overview

	Average	Total
Wall Clock Time	2.48 hours	7.64 days
CPU time	1.21 minutes	1.49 hours
Interaction Time	30.53 minutes	1.57 days