Your feedback matters! Help us gain a better understanding of your learning experience. We invite you to complete the following 3-question survey prior to watching this webinar, and complete the following short survey after watching. Thank you.

This talk describes a series of automated techniques to help generate security properties. Our initial goal aims to provide insights into the designs that can be used to help derive properties. Our ambitious long-term goal is to automate the security property generation process using limited human input.

To see the schedule for upcoming live webinars please visit the MEST Webinar Calendar.

Ryan Kastner is a professor in the Department of Computer Science and Engineering at the University of California, San Diego. He received a PhD in Computer Science (2002) at UCLA, a Masters degree in engineering (2000) and Bachelor degrees (BS) in both Electrical Engineering and Computer Engineering (1999) from Northwestern University. He spent the first five years after his PhD as a professor in the Department of Electrical and Computer Engineering at the University of California, Santa Barbara. He has published over 200 technical articles and has authored four books.

Micro-Electronics Security Training Center (MEST)

Researchers should cite this work as follows:

• Ryan Kastner (2023), "W41 - Automating Hardware Security Property Generation," https://nanohub.org/resources/37917.

  BibTex | EndNote

1. hardware level security and trust
2. MEST
3. SoC verification
4. trusted microelectronics