Researchers should cite this work as follows:
-
Chi-Shuen Lee, Saurabh Vinayak Suryavanshi, H.-S. Philip Wong (2017), "Interconnect, Emerging Logic Switches and Processor Core Energy-Delay Optimization," https://nanohub.org/resources/27371.
BibTex |
EndNote
Room 101X, Paul G. Allen Building, Stanford University, Stanford, CA