VALint: the NEEDS Verilog-A Checker (BETA)

By Xufeng Wang1, Geoffrey Coram2, Colin McAndrew3

1. Purdue University 2. Analog Devices, Inc. 3. Freescale Semiconductor

Verilog-A lint and pretty printer created by NEEDS

Launch Tool

You must login before you can run this tool.

Version 1.0.0 - published on 31 Mar 2017

doi:10.4231/D3HX15S0V cite this

View All Supporting Documents

Usage

World usage

Location of all "VALint: the NEEDS Verilog-A Checker (BETA)" Users Since Its Posting

Simulation Users

138

9 20 23 32 36 47 50 55 56 60 63 64 64 67 70 72 74 75 79 81 85 91 92 92 95 100 106 109 112 113 115 119 120 123 127 129 132 135 135 137 138

Users By Organization Type
Type Users
Unidentified 94 (68.12%)
Educational - University 36 (26.09%)
Industry 7 (5.07%)
National Lab 1 (0.72%)
Users by Country of Residence
Country Users
us UNITED STATES 21 (58.33%)
in INDIA 4 (11.11%)
de GERMANY 3 (8.33%)
jp JAPAN 2 (5.56%)
br BRAZIL 1 (2.78%)
tn TUNISIA 1 (2.78%)
fr FRANCE 1 (2.78%)
ve VENEZUELA, BOLIVARIAN REPUBLIC OF 1 (2.78%)
kr KOREA, REPUBLIC OF 1 (2.78%)
bd BANGLADESH 1 (2.78%)

Simulation Runs

827

44 146 174 286 312 366 376 404 430 460 470 480 480 486 498 506 510 527 553 567 591 625 633 635 655 671 685 697 713 717 723 743 745 751 773 781 787 797 809 825 827
Overview
Average Total
Wall Clock Time 4.41 hours 75.89 days
CPU time 1.03 minutes 7.08 hours
Interaction Time 3.3 hours 56.75 days