VALint: the NEEDS Verilog-A Checker (BETA)

By Xufeng Wang1, Geoffrey Coram2, Colin McAndrew3

1. Purdue University 2. Analog Devices, Inc. 3. Freescale Semiconductor

Verilog-A lint and pretty printer created by NEEDS

Launch Tool

You must login before you can run this tool.

Version 1.0.0 - published on 31 Mar 2017

doi:10.4231/D3HX15S0V cite this

Open source: license | download

View All Supporting Documents

Usage

World usage

Location of all "VALint: the NEEDS Verilog-A Checker (BETA)" Users Since Its Posting

Simulation Users

95

9 20 23 32 36 47 50 55 56 60 63 64 64 67 70 72 74 75 79 81 85 91 92 92 95

Users By Organization Type
Type Users
Unidentified 58 (61.05%)
Educational - University 32 (33.68%)
Industry 5 (5.26%)
Users by Country of Residence
Country Users
us UNITED STATES 20 (62.5%)
in INDIA 4 (12.5%)
de GERMANY 3 (9.38%)
tn TUNISIA 1 (3.13%)
ve VENEZUELA, BOLIVARIAN REPUBLIC OF 1 (3.13%)
bd BANGLADESH 1 (3.13%)
fr FRANCE 1 (3.13%)
jp JAPAN 1 (3.13%)

Simulation Runs

653

44 146 174 286 312 366 376 404 430 460 470 480 480 486 498 506 510 527 553 567 591 625 633 635 653
Overview
Average Total
Wall Clock Time 3.55 hours 48.26 days
CPU time 56.53 seconds 5.12 hours
Interaction Time 2.37 hours 32.14 days