VALint: the NEEDS Verilog-A Checker (BETA)

By Xufeng Wang¹, Geoffrey Coram², Colin McAndrew³

1. Purdue University 2. Analog Devices, Inc. 3. Freescale Semiconductor

Verilog-A lint and pretty printer created by NEEDS

Launch Tool

You must login before you can run this tool.

Version 1.0.0 - published on 31 Mar 2017

doi:10.4231/D3HX15S0V cite this

Open source: license | download

View All Supporting Documents

• About
• Usage
• Citations
• Questions
• Reviews
• Wishlist
• Versions
• Supporting Docs

Usage

World usage

Location of all "VALint: the NEEDS Verilog-A Checker (BETA)" Users Since Its Posting

• Monthly
• Yearly
• Cumulative

Cumulative Simulation Users

180

9 20 23 32 36 47 50 55 56 60 63 64 64 67 70 72 74 75 79 81 85 91 92 92 95 100 106 109 112 113 115 119 120 123 127 129 132 135 135 137 141 141 142 143 144 147 149 149 153 157 158 159 161 161 163 163 163 163 166 166 169 169 171 175 176 177 179 179 179 180

Users By Organization Type

Type	Users
Unidentified	134 (74.44%)
Educational - University	38 (21.11%)
Industry	7 (3.89%)
National Lab	1 (0.56%)

Users by Country of Residence

Country	Users
UNITED STATES	21 (56.76%)
INDIA	5 (13.51%)
GERMANY	3 (8.11%)
JAPAN	2 (5.41%)
KOREA, REPUBLIC OF	1 (2.7%)
BANGLADESH	1 (2.7%)
RUSSIAN FEDERATION	1 (2.7%)
UNITED KINGDOM	1 (2.7%)
POLAND	1 (2.7%)
BRAZIL	1 (2.7%)

Simulation Runs

1,034 May 2021

44 146 174 286 312 366 376 404 430 460 470 480 480 486 498 506 510 527 553 567 591 625 633 635 655 671 685 697 713 717 723 743 745 751 773 781 787 797 809 825 843 843 845 849 859 869 877 877 893 907 909 916 919 919 939 939 939 939 949 949 961 961 983 1009 1014 1020 1032 1032 1032 1034

Overview

	Average	Total
Wall Clock Time	4.95 hours	106.84 days
CPU time	59.61 seconds	8.58 hours
Interaction Time	2.73 hours	59.02 days