Simulating with PETE: Purdue Exploratory Technology Evaluator

By Arijit Raychowdhury

Purdue University

View Presentation (SWF)

Additional materials available (4)

Licensed under General Performance Usage.

Published on


Arijit Raychowdhury received his B.E. degree in 2001 in Electronics and Telecommunication engineering from Jadavpur University, Calcutta, India. Since 2002, he has been pursuing Ph.D. in Electrical and Computer engineering at Purdue University, IN. He has worked as an Analog Circuit Designer with Texas Instruments Inc., India (2002 to 2003) and with the Circuit Research Labs, Intel Corporation (summer of 2005 and 2006) pursuing design ideas with novel nano- devices. His research interests include device/circuit design for scaled silicon and non-silicon technologies. Mr. Raychowdhury has received academic excellence awards in 1997, 2000, and 2001, the Meissner Fellowship from Purdue University in 2002, the NASA INAC Fellowship in 2003 and the Intel PhD Fellowship Award in 2005. He has received Best Paper Awards at IEEE NANO 2003 and ISLPED, 2006. He holds six patents and has published over thirty articles in journals and refereed conferences.

Sponsored by

Cite this work

Researchers should cite this work as follows:

  • Arijit Raychowdhury (2007), "Simulating with PETE: Purdue Exploratory Technology Evaluator,"

    BibTex | EndNote



EE 317, Purdue University, West Lafayette, IN