Device Options and Trade-offs for 5 nm CMOS Technology Seminar Series
Category
Published on
Abstract
Today's CMOS technology is so-called 14-nm technology. 10 nm technology development is well underway, and 7 nm has begun. It will soon be time to select a technology for the 5 nm node. To help understand the device options, what each on promises, what the challenges and trade-offs are, NEEDS has invited a group of leading experts to share their views with. We are grateful for their willingness to participate and hope that these seminars spark in important discussion.
This seminar series complements a recent tutorial, “Emerging CMOS Technology at 5 nm and Beyond,” presented at the 2015 International Electron Devices Meeting. Selected presentation files from that tutorial are listed below:
Device Options and Tradeoffs
Mark Lundstrom and Xingshu Sun, Purdue University
Dimitri Antoniadis, MIT
Shalool Rakheja, New York University
BEOL Process Challenges
Takeshi Nogami, IBM Corporation
Emerging Interconnect Technologies
Krishna Saraswat, Stanford University
Advanced CMOS Device Physics for 7 nm and Beyond
Scott Thompson, University of Florida
Sponsored by
NEEDS: Nano-Engineered Electronic Device Simulation Node, Network for Computational Nanotechnology, Discovery Park
Cite this work
Researchers should cite this work as follows: