Publications: Compact Models

Search
  1. PSPHV LDMOS

    PSPHV LDMOS

    2021-11-24 14:32:19 | Contributor(s): Colin McAndrew, kejun xia | doi:10.21981/93B1-9539

    This is an update to version 1.0.6 of the PSPHV LDMOS model (an enhanced PSP103.6 model for the core MOS transistor, an updated JFETIDG model for the drift region, JUNCAP2 for the pn-junction diodes, PSP MOS for gate-drain overlap capacitance.

  2. WHiTe Compact Models

    WHiTe Compact Models

    2021-11-03 04:40:20 | Contributor(s): Neal Graham Wood | doi:10.21981/6ERA-9P83

    This package provides a set of 4H SiC (silicon carbide) high-temperature integrated device compact models, written in industry standard Verilog-A; currently included are a resistor and a JFET (junction field-effect transistor).

  3. N-MFIS Ferroelectric Tunnel Junction Model

    N-MFIS Ferroelectric Tunnel Junction Model

    2021-09-21 02:15:25 | Contributor(s): Yi Xiao | doi:10.21981/76B4-CK30

    N-MFIS FTJ model is a numerical model which captures the current density versus voltage (J-V) characteristics of the Metal-Ferroelectrics-Interlayer-Semiconductor Ferroelectric Tunnel Junction (MFIS FTJ) with N-type doping.

  4. All-Optical Switching Compact Model

    All-Optical Switching Compact Model

    2021-05-02 01:04:32 | Contributor(s): Johan Pelloux-Prayer, Farshad Moradi | doi:10.21981/XFRW-A070

    This is a VerilogA compact model that represent All-Optical switching event for use of All-Optical Switching layer in an MTJ structure.

  5. cmIPCS: Compact Model of Four-Terminal, Inline, Indirectly Heated, Phase Change RF Switches

    cmIPCS: Compact Model of Four-Terminal, Inline, Indirectly Heated, Phase Change RF Switches

    2021-03-07 15:53:32 | Contributor(s): Nicolas Wainstein, Guy Ankonina, Shahar Kvatinsky, Eilam Yalon | doi:10.21981/VAQ8-4A97

    cmIPCS is a compact model of Four-Terminal, Inline, Indirectly Heated Phase Change RF Switches validated by finite element method simulations and measurements of IPCS devices.

  6. Peking University Analog-Switching Resistive Random Access Memory (RRAM) Verilog-A model

    Peking University Analog-Switching Resistive Random Access Memory (RRAM) Verilog-A model

    2021-02-02 02:43:58 | Contributor(s): Lixia Han, Linlin Cai, Jinfeng Kang, Xiaoyan Liu, Peng Huang | doi:10.21981/MRFT-C373

    The Peking University Analog-switching RRAM physical model can capture the pulse conductance updates of analog RRAM devices rapidly and accurately. The model is described by Verilog-A and can be embedded in SPICE and Cadence for circuit simulations.

  7. Florida Ferroelectric Tunnel Junction Device Model

    Florida Ferroelectric Tunnel Junction Device Model

    2020-10-02 02:40:45 | Contributor(s): Tong Wu, Jing Guo | doi:10.21981/6TFD-GW48

    A compact model of the Ferroelectric Tunnel Junctions (FTJs) device is constructed, using the Wentzel–Kramers–Brillouin (WKB) approximation for tunneling current calculation.

  8. PSPHV LDMOS

    PSPHV LDMOS

    2020-08-16 14:15:33 | Contributor(s): Colin McAndrew, kejun xia | doi:10.21981/H8TZ-RM88

    PSPHV consists of an enhanced PSP103.6 model for the core MOS transistor, an updated JFETIDG model for the drift region, JUNCAP2 for the pn-junction diodes, and two 3-terminal MOS capacitors based on PSP for the gate-drain overlap capacitance.

  9. EPFL HEMT MODEL

    EPFL HEMT MODEL

    2020-05-04 16:05:24 | Contributor(s): Farzan Jazaeri, Jean-Michel Sallese, Majid Shalchian, Matthias Bucher, Nikolaos Makris, Bertrand Parvais | doi:10.21981/PSE5-PP70

    The EPFL HEMT Model is a design-oriented charge-based model for dc operation of AlGaAs/GaAs and AlGaN/GaN-based high-mobility field-effect transistors. The intrinsic model is physics-based and the central concept is based on charge linear approximation.

  10. Peking University Resistive-Switching Random Access Memory (RRAM) Verilog-A Model

    Peking University Resistive-Switching Random Access Memory (RRAM) Verilog-A Model

    2019-06-18 16:16:14 | Contributor(s): Weijie Xu, Yudi Zhao, Haitong Li, Jinfeng Kang, Xiaoyan Liu, Peng Huang | doi:10.21981/GG8R-0N73

    The Peking University RRAM Model is a SPICE-compatible compact model which is designed for simulation of metal-oxide based RRAM devices. It captures typical DC and AC electrical behaviors of the RRAM devices with physics-based model descriptions.

  11. Unimore Resistive Random Access Memory (RRAM) Verilog-A Model

    Unimore Resistive Random Access Memory (RRAM) Verilog-A Model

    2019-06-08 22:48:08 | Contributor(s): Francesco Maria Puglisi, Tommaso Zanotti, Paolo Pavan | doi:10.21981/15GF-KX29

    The Unimore RRAM Verilog-A model is a physics-based compact model of bipolar RRAM which includes cycle-to-cycle variability, thermal effects, self-heating, and multilevel Random Telegraph Noise (RTN).

  12. Stanford 2D Semiconductor (S2DS) Transistor Model

    Stanford 2D Semiconductor (S2DS) Transistor Model

    2018-08-15 02:33:34 | Contributor(s): Saurabh Vinayak Suryavanshi, Eric Pop | doi:10.4231/D39882Q1F

    The Stanford 2D Semiconductor (S2DS) model is a physics-based, compact model for field-effect transistors (FETs) based on two-dimensional (2D) semiconductors such as MoS2.

  13. Stanford 2D Semiconductor Quasi-Ballistic Transistor Compact Model

    Stanford 2D Semiconductor Quasi-Ballistic Transistor Compact Model

    2018-08-15 02:33:04 | Contributor(s): Saurabh Vinayak Suryavanshi, Eric Pop | doi:10.4231/D3F18SH56

    The S2DSb compact model is based on MVS model and captures the quasi-ballistic transport in two-dimensional field effect transistors (2D FETs). It also includes a detailed device self-heating model and temperature effects for sub-10 nm 2D FETs.

  14. SPICE based Compact Model for Electrical Switching of Antiferromagnet

    SPICE based Compact Model for Electrical Switching of Antiferromagnet

    2018-08-15 02:32:36 | Contributor(s): Xe Jin Chan, Jan Kaiser, Pramey Upadhyaya | doi:10.4231/D3V97ZT7C

    Simulates the electrical switching of antiferromagnets with circuit models

  15. Multi-walled/Single-walled Carbon Nanotube (MWCNT/SWCNT) Interconnect Lumped Compact Model Considering Defects, Contact resistance and Doping impact

    Multi-walled/Single-walled Carbon Nanotube (MWCNT/SWCNT) Interconnect Lumped Compact Model Considering Defects, Contact resistance and Doping impact

    2018-07-18 16:10:04 | Contributor(s): Rongmei Chen, Jie LIANG, Jaehyun Lee, Vihar Georgiev, Aida Todri | doi:10.4231/D3183448N

    In this project, we present SWCNT and MWCNT interconnect compact models. These models consider the impact of CNT defects, the chirality and contact resistance between CNT-electrode (Pd) on CNT interconnect performances and power consumption. Variabilities

  16. Compact Model of Dielectric Breakdown in Spin Transfer Torque Magnetic Tunnel Junction

    Compact Model of Dielectric Breakdown in Spin Transfer Torque Magnetic Tunnel Junction

    2018-04-16 17:57:33 | Contributor(s): You Wang, Yue Zhang, Weisheng Zhao, Dafine Ravelosona, Jacques-Olivier Klein, Lirida Naviner, Hao Cai

    Spin Transfer Torque Magnetic Tunnel Junction (STT-MTJ) is a promising candidate for non-volatile memories thanks to its high speed, low power, infinite endurance and easy integration with CMOS circuits.

  17. Compact model for Perpendicular Magnetic Anisotropy Magnetic Tunnel Junction

    Compact model for Perpendicular Magnetic Anisotropy Magnetic Tunnel Junction

    2018-04-16 17:57:57 | Contributor(s): You WANG, Yue ZHANG, Weisheng Zhao, Jacques-Olivier Klein, Dafiné Ravelosona, Hao Cai, Lirida Naviner

    This STT PMA MTJ model integrates the physical models of static, dynamic behaviors and reliability issues, which can be used to perform more accurate and complex reliability analysis of complex hybrid circuits before fabrication.

  18. A Verilog-A Compact Model for Negative Capacitance FET

    A Verilog-A Compact Model for Negative Capacitance FET

    2017-11-09 16:55:37 | Contributor(s): Muhammad Abdul Wahab, Muhammad A. Alam | doi:10.4231/D3QZ22K3Z

    The NC-FET compact model is a semi-physical verilog-A model of the negative capacitance transistor. We developed this self-consistent model with BSIM4/MVS and Landau theory. This model is useful to design NC-FET for high speed and low power...

  19. CNRS - Carbon Nanotube Interconnect RC Model

    CNRS - Carbon Nanotube Interconnect RC Model

    2017-11-09 16:25:31 | Contributor(s): Jie LIANG, Aida Todri | doi:10.4231/D3SJ19T14

    This CNT Interconnect Compact Model includes a solid physics understanding and electrical modeling for pristine and doped SWCNT as Interconnect applications. SWCNT resistance and capacitance are modeled in Verilog-A.

  20. Notre Dame TFET Model

    Notre Dame TFET Model

    2017-09-01 17:35:14 | Contributor(s): Hao Lu, Trond Ytterdal, Alan Seabaugh | doi:10.4231/D3CF9J852

    Notre Dame TFET compact model version 2.1.0.