The R3 Model: Verilog-A Code (A Look at the Code)
Category
Published on
Abstract
This talk presents a quick run-through look at the Verilog-A code for the R3 transistor model.
The R3 compact model used in this workshop is published here under the list of NEEDS Compact Models.
The talk is part of the hands on workshop on developing compact models: How to Write, Develop and Implement a Real Compact Model.
Sponsored by
NEEDS: Nano-Engineered Electronic Device Simulation Node is a resource for nanoelectronics supported by the National Science Foundation and the Semiconductor Research Corporation.
Cite this work
Researchers should cite this work as follows:
Time
Location
103 Dicovery Learning Center, Purdue University, West Lafayette, IN